Single Event Effects E - P2

Experimental study on radiation tolerance of SOI-PLLs

Eijiro Hoshino^{*1}, Daisuke Kobayashi^{1,2}, Takahiro Makino³, Takeshi Ohshima³, and Kazuyuki Hirose^{1,2} 1 EE Dept., Graduate School of Eng., University of Tokyo (UT), Japan

2 Institute of Space and Astronautical Sci., Japan Aerospace Exploration Agency (JAXA), Japan

3 Japan Atomic Energy Agency (JAEA), Japan

*Emails: e.hoshino@ac.jaxa.jp, hirose@isas.jaxa.jp,

Keywords:phase locked loops, heavy ion tests, and single event effects.

Abstract

Single event effects on phase locked loops (PLLs) are experimentally investigated. Test chips of the PLLs are fabricated in a 0.2- μ m fully-depleted silicon-on-insulator technology. The PLL architecture is designed in conjunction with hardening techniques such as the triple modular redundancy and a stacked transistor design approach. A heavy-ion beam test confirms that the hardened PLL exhibits higher radiation tolerance than non-hardened one for 7.5-MeV Ne irradiation: The accelerated ions have the linear energy transfer of 7.3 MeV \cdot cm²/mg in Si.

1. Introduction

Phase locked loops (PLLs) are a circuit which supplies clocks to CPUs[1]. It generates an output-clock, accelerating a slow reference clock fed to the circuit. Its radiation tolerance needs to be high enough for the right work of CPUs under radiation environments; the output-waveform of the clock is distorted when a radiation particle hits the circuit[2-5]. We have designed a PLL the radiation tolerance of which is enhanced by using a 0.2-µm fully-depleted silicon-on-insulator (FD SOI) technology in conjunction with circuit design techniques such as a triple modular redundancy (TMR) technique [6] and a stacked transistor design [7]. This work reports its experimental results; see simulation results in our previous paper [8].

2.Test vehicles



Fig.1 A block diagram of the designed SOI-PLL. PFD stands for phase frequency comparator.

Fig. 1 shows a block diagram of the tested SOI-PLL. TMR is applied to the voltage controlled oscillator (VCO) section. The stacked transistor design is applied to the all logic cells. To investigate effects of TMR, we have designed the PLL so that it can work with TMR deactivated: The power of one of the three VCO segments is kept off in this mode. In this paper, this operation mode is denoted as "non-TMR". The other mode, where the three VCOs work harmoniously, is named "full-TMR". The authors have fabricated test chips of the designed PLL with a radiation-hardened 0.2- μ m FD SOI technology we developed [9]. To examine effects of the stacked transistor design, the chips have another "non-hardened" PLL, where neither TMR nor stacked transistor design is used.

3. Experimental tests

We have carried out a heavy-ion beam test in Takasaki Ion Accelerators for Advanced Radiation Application (TIARA) of JAEA. Ions such as 75-MeV ²⁰Ne⁴⁺ (its linear energy transfer or LET is 7.3MeV \cdot cm²/mg), 150-MeV ⁴⁰Ar⁸⁺ (15MeV \cdot cm²/mg), and 322-MeV ⁸⁴Kr¹⁷⁺ (40MeV \cdot cm²/mg) have been applied to the circuit in a vacuum chamber. The particle flux is about 5×10³ count/cm²/sec and the particle fluence is1×10⁶ count/cm²,

134

which corresponds to an irradiation time of 200 sec. The circuit has been kept in operation during irradiation. The cycle length of the reference clock is fixed at 50 nsec, thus that of the output clock 10 nsec. This irradiation process has been carried out in the three various levels of mitigation technologies such as full-TMR, non-TMR, and non-hardened. During each irradiation time, to count the number of errors, we have used a trigger function of a high-speed single-shot oscilloscope(Wave Master 830Zi produced by LeCroy corporation). Errors are here defined as more than 10% changes in the cycle length of the output clock, which should be kept at 10nsec while the system works properly. Note that this measurement system is unable to detect events for 1μ s after the trigger operation, i.e., the dead time is 1μ s, which is negligibly small compared to the event rates expected from the flux value. We have thus calculated the cross section according to Eq.1:

$$Cross section (cm2) = \frac{Number of errors (count)}{Flux (count/cm2/s) \times Irradiation time (s)}.$$
 (Eq.1)

These cross section measurements have been performed twice for each ion tests.

During the Ne and Kr tests, for more detailed analyses, we have recorded 50 waveforms for each irradiation time. Dynamic voltage evolution at the output is stored in each record of 5000 data points with a time resolution of 0.1nsec, thus a ± 250 -nsec system response is captured in total, where time "0" indicates the time at which the error is detected. From the stored waveform, to calculate the cycle lengths (T), we have read out clock edge time (t) because each cycle length is determined by the time between two adjacent clock edges. The defined clock edge time is the time when the voltage exceeds the threshold voltage (V_{th}), which is designed to be 0.25 volts. To ignore noises, ± 0.05 -volts margin is considered in this threshold operation (Fig. 2). Then we have drawn T - t graphs as shown in Fig.3: When a cycle length T₁ is sandwiched between two adjacent clock edges t₁ and t₂ (t₁ is earlier than t₂), we have plotted a point (t₁, T₁). This graph is representation helps us to understand cycle length modulations as a function of the elapsed time.



4. Results

4.1 cycle length modulations

Fig. 4 shows a result of cycle-length analyses. Represented by 50black lines, time-depended cycle-length modulations are extracted from 50waveforms under the Ne irradiation. The two red broken lines superimposed on the figures correspond to T = 9 nsec and 11 nsec. They represent the upper and lower boundaries of the acceptable margin. In the all circuit conditions (Fig. 4 a-c), it is observed that variations in T exceed the 10% acceptable margin at around t = 0. As the time elapses (around 100 nsec), these variations recover into the acceptable zone. These figures demonstrate that effects of a single-event transient (SET) on the PLLs continue seriously in a long time, although the original SET is as short as 100 psec [10]. The T-modulation of the non-hardened is lager and longer (Fig. 4(a)): Its max-min variance is 8.46 nsec and many of signals do not recover even after 250 nsec. Fig. 4(b) exhibits effects of the stacked transistor design (non-TMR): Its max-min variance is 5.40 nsec and most of the signals recovered at around 100 nsec. The stacked transistor design works effectively. The full-TMR exhibits the best results: Its max-min variance is 3.99 nsec and,

135



although a few signals are still in the error zone, almost all signals recover at around 50 nsec.



Fig. 5 The cross section-LET graph.

The TMR effectiveness is clearly observed. The Kr irradiation, on the other hand, does not exhibit this clear trend in the effectiveness of the hardening techniques, which needs further investigations.

4.2cross section

The resultant cross sections are shown in Fig.5 and summarize in Table 1. For both Ne and Kr irradiation tests, we can see the same trends as in the previous T-modulation tests.

The experimental cross sections are two orders of magnitude larger than simulation results [8]. The mitigation techniques may have some room to be improved, and there may be some circuit parts vulnerable to radiation attacks, that parts are not considered in the simulations.

136

Experiment	LET (MeV \cdot cm ² /mg)	7.3(Ne)		15(Ar)		40(Kr)
	Cross section of full-TMR	2.0×10 ⁻⁴ 2.0×10 ⁻⁴		6.0×10 ⁻⁴		3.7×10 ⁻⁴
	(cm^2)			-		2.9×10 ⁻⁴
	Cross section of non-TMR	2.2×10^{-4}		5.1×10 ⁻⁴		4.7×10 ⁻⁴
	(cm^2)	2.2×10 ⁻⁴		-		3.8×10 ⁻⁴
	Cross section of	2.7×10^{-4}		-		4.5×10 ⁻⁴
	non-hardened (cm ²)	2.4×10^{-4}		-		4.1×10 ⁻⁴
Simulation [8]	LET (MeV \cdot cm ² /mg)	15	20		50	500
	Cross section of full-TMR	-	0.0		0.0	36.2×10 ⁻⁷
	(cm^2)					
	Cross section of	3.5×10^{-7}	2.0×10	0 ⁻⁶	2.1×10^{-6}	2.4×10^{-6}
	non-hardened (cm ²)					

Table 1 Cross sections.

5.Conclusion

We have examined radiation tolerance of PLLs that are protected by using a $0.2-\mu m$ fully-depleted SOI technology in conjunction with circuit design techniques such as a full-TMR technique for the voltage-controlled oscillator section and a stacked transistor design for the digital logic cells. The ion-irradiation results demonstrate that both techniques are effective, when LET is small, at least.

Acknowledgments

The authors would like to thank S. Ishii, D. Matsuura, and M. Kusano of Mitsubishi Heavy Industry, for developing the SOI-PLL test chips and giving supports to experiments and analyses.

References

[1] N. H. E. Weste, and D. Harris, "CMOS VLSI Design: A Circuits and Systems Perspective, Third Edition," Addion Wesley (2005).

[2]Y. Boulghassoul, L. W. Massengill, A. L. Sternberg, and B. L. Bhuva, "Effects of Technology Scaling on the SET Sensitivity of RF CMOS Voltage-Controlled Oscillators," *IEEE Trans. Nucl. Sci.*, vol. 52, no.6, pp. 2426-2432 (2005).

[3]Y. Boulghassoul, L. W. Massengill, A. L. Sternberg, B. L. Bhuva, and W. T. Holman, "Towards SET Mitigation in RF Digital PLLs: From Error Characterization to Radiation Hardening Consideration," *IEEE Trans. Nucl. Sci.*, vol. 53, no.4, pp. 2047-2053 (2006).

[4]T. D. Loveless, L. W. Massengill, B. L. Bhuva, W. T. Holman, A. F. Witulski, and Y. Boulghassoul, "A Hardened-by-Design Technique for RF Digital Phase-Locked Loops,"*IEEE Trans. Nucl. Sci.*, vol. 53, no.6, pp. 3432-3438 (2006).

[5]T. D. Loveless, L. W. Massengill, B. L. Bhuva, W. T. Holman, R. A. Reed, D. McMorrow, J. S. Melinger, and P. Jenkins, "A single-Event-Hardened Phase-Locked Loop Fabricated in 130 nm CMOS,"*IEEE Trans. Nucl. Sci.*, vol. 54, no.6, pp. 2012-2020 (2007).

[6]T. D. Loveless, L. W. Massengill, B. L. Bhuva, W. T. Holman, M. C. Casey, R. A. Reed, S. A. Nation, D. McMorrow, and J. S. Melinger, "A Probabilistic AnalysisTechnique Applied to aRadiation-Hardened-by-Design Voltage-ControlledOscillator for Mixed-Signal Phase-Locked Loops"*IEEE Trans. Nucl. Sci.*, vol. 55, no. 6, pp.3447-3455 (2008).

[7] A. Makihara, M. Midorikawa, T. Yamaguchi, Y. Iide, T. Yokose, Y. Tsuchiya, T. Arimitsu, H. Asai, H. Shindou, S. Kuboyama, and S. Matsuda, "Hardness-by-Design Approach for 0.15 μm FullyDepleted CMOS/SOI Digital Logic DevicesWith Enhanced SEU/SET Immunity" *IEEE Trans. Nucl. Sci.*, vol. 52, no.6, pp. 2524-2530 (2005).

[8]D. Matsuura, K. Hirose, D. Kobayashi, S. Ishii, M. Kusano, Y. Kuroda, and H. Saito, "Radiation-Hardened Phase-Locked Loop Fabricated in 200 nm SOI-CMOS," in proceedings of *RADECS 2011*, Sevilla, Spain (2011). [9]K. Hirose, H. Saito, Y. Kuroda, S. Ishii, Y. Fukuoka, and D. Takahashi, "SEU Resistance in Advanced SOI-SRAMs Fabricated by Commercial Technology Using a Rad-Hard Circuit Design,"*IEEE Trans. Nucl. Sci.*, vol. 49, no.6, pp. 2965-2968 (2002).

[10]T. Makino, D. Kobayashi, K. Hirose, Member, Y.Yanagawa, H. Saito, H. Ikeda, D. Takahashi, S. Ishii, M. Kusano, S. Onoda, T.Hirao, and T. Ohshima "LET Dependence of Single Event Transient Pulse-Widths in SOI Logic Cell," *IEEE Trans. Nucl. Sci.*, vol. 56, no.1, pp. 202-207 (2009).